module Generic: sig .. end
sig
end
val realize : 'a -> 'b -> 'c -> 'd -> ('d * int) option -> 'e -> 'd
'a -> 'b -> 'c -> 'd -> ('d * int) option -> 'e -> 'd